Laboratory 1

(Due date: **004/011**: Sep. 21st, **005**: Sep. 22nd, **007**: Sep. 23rd)

OBJECTIVES

- ✓ Introduce VHDL Coding for FPGAs.
- ✓ Learn to write testbenches in VHDL.
- ✓ Learn the Xilinx FPGA Design Flow with the Vivado HL: Synthesis, Simulation, and Bitstream Generation.
- ✓ Learn how to assign FPGA I/O pins and download the bitstream on the Nexys[™] A7-50T Board.

VHDL CODING

✓ Refer to the <u>Tutorial: VHDL for FPGAs</u> for a list of examples.

NEXYS[™] A7-50T FPGA TRAINER BOARD SETUP

- The Nexys A7-50T Board can receive power from the Digilent USB-JTAG Port (J6). Connect your Board to a computer via the USB cable. If it does not turn on, connect the power supply of the Board.
- Nexys A7-50T documentation: Available in <u>class website</u>.

FIRST ACTIVITY (100/100)

DESIGN PROBLEM

- A lock is opened (f=1) only for three combinations of four switches: 0111, 1001, 0101, where '1' represents the ON state of the lock and '0' the OFF state. The state of the switches is represented by the Boolean variables a, b, c, d.
 - ✓ Complete the truth table for this circuit: (5 pts)
 - \checkmark Derive (simplify if possible) the Boolean expression: (10 pts)
 - f =

Procedure

• Vivado Design Flow for FPGAs: complete the following steps (follow the order strictly): (85 pts)

✓ Create a new Vivado Project. Select the corresponding Artix-7 FPGA device as per the table:

Kit	Artix-7 FPGA Device	Master XDC File	Comments
Nexys A7-50T	XC7A50T-1CSG324I	Nexys-A7-50T-Master.xdc	Recommended board.
Nexys A7-100T	XC7A100T-1CSG324C	Nexys-A7-100T-Master.xdc	
Basys 3	XC7A35T-1CPG236C	Basys-3-Master.xdc	Suggested if you only take ECE2700
Nexvs 4		Nevrel Maeter ydc	

✓ Write the VHDL code that implements the simplified Boolean expression. Synthesize your circuit (Run Synthesis).

f

abcd

0 0 0 0

0

0

Λ

0

0101

0 1 1 1 0 0

1

0 0

1010

0 0 1

0 1 0 0 1 1

100

101

1 1 0 1 1 1

0

1

Fall 2021

- ✓ Write the VHDL testbench to test every possible combination of the inputs.
 - The figure below provides a suggestion of what the input waveform described by your testbench should look like. Complete the output f so that you can compare it with the output generated by the simulator (next step).



- ✓ Perform <u>Functional Simulation</u> (Run Simulation → Run Behavioral Simulation). Verify that the output f generated by the simulator matches the one you manually completed. **Demonstrate this to your TA.**
- ✓ I/O Assignment: Generate the XDC file. Download the corresponding constraints file (XDC) of your board and edit it.

Use sw3,	SW2, SW1,	SW0 as inputs a, b, c, d respectively. Use LED0 as the out	tput f.

Board pin names	SW3	SW2	SWI	SWO	LEDO	
Signal names in code	а	b	С	d	f	

- The board pin names (SW3-SW0, LED0) are used by all the listed boards (Nexys A7-50T/A7-100T, Basys 3, Nexys 4/DDR). The I/Os listed here are all active high.
- ✓ Implement your design (Run Implementation).
- ✓ Do <u>Timing Simulation</u> (Run Simulation \rightarrow Run Post-Implementation Timing Simulation). Demonstrate this to your TA.
- ✓ Generate the bitstream file (Generate Bitstream).
- ✓ Download the bitstream on the FPGA (Open Hardware Manager) and test. Demonstrate this to your TA.
- Submit (<u>as a .zip file</u>) the generated files: VHDL code, VHDL testbench, and XDC file to Moodle (an assignment will be created). DO NOT submit the whole Vivado Project.
 - \checkmark Your .zip file should only include one folder. Do not include subdirectories.
 - It is strongly recommended that all your design files, testbench, and constraints file be located in a single directory. This will allow for a smooth experience with Vivado.

	Design file
top_tb.vhd	Testbench file
lab1.xdc	Constraints file

TA signature: _____

Date: _____